Hello ,
I have posted a query on the forum regarding "compiling
U@_rev3
on ISE11.1 ", I still could not find a good remedy for this.
I am attaching the error message with this mail. i hope this will help
form
some one to help me regarding the problem.
Compiling verilog file “…/…/u2_core/u2_core.v” in library work
Module <atr_controller> compiled
Compiling verilog file “…/u2_rev3.v” in library work
Module <u2_core> compiled
Module <u2_rev3> compiled
No errors in compilation
Analysis of file <“u2_rev3.prj”> succeeded.
=========================================================================
-
Design Hierarchy Analysis
=========================================================================
ERROR:HDLCompilers:87 - “…/…/…/eth/rtl/verilog/MAC_rx/MAC_rx_FF.v”
line
134 Could not find module/primitive ‘fifo_xlnx_2Kx36_2clk’
ERROR:HDLCompilers:87 - “…/…/…/eth/mac_txfifo_int.v” line 35 Could
not
find module/primitive ‘fifo_xlnx_512x36_2clk’
–>
Total memory usage is 131520 kilobytes
Number of errors : 2 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
Process “Synthesis” failed
INFO:TclTasksC:1850 - process run : Generate Programming File is done
I hope to hear a remedy for this problem,
Once again thanks in advance,
Mahesh